



CMOS High Voltage Logic – CD4049B

Hex Inverter / Buffer Logic IC in bare die form

Rev 1.0
21/11/17

Description

The CD4049B Inverting Hex Buffer is fabricated on a 3µm 15CMOS process. The device is typically used as a Hex Buffer, CMOS to TTL converter or as a CMOS current driver. Logic levels are converted using only one supply voltage (V_{DD}). Special input protection allows the input signal high level (V_{IH}) to exceed the V_{DD} supply voltage when the device is used for logic level conversion. Two TTL/DTL loads can be driven over the full temperature range when the devices are used as level converters.

Features:

- High Input Voltage up to 20V
- Inputs allow voltages greater than V_{DD}
- High Source and Sink Currents
- x2 TTL load drive over Military Temperature range
- Specified at 5V, 10V & 15V
- Direct drop-in replacement for obsolete components in long term programs.

Ordering Information

The following part suffixes apply:


- No suffix - MIL-STD-883 /2010B Visual Inspection
- “H” - MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- “K” - MIL-STD-883 /2010A Visual Inspection (Space) + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

[www.siliconsupplies.com\quality\bare-die-lot-qualification](http://www.siliconsupplies.com/quality/bare-die-lot-qualification)

Die Dimensions in µm (mils)



Supply Formats:

- Default – Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <> 350µm(14 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size (Unsawn)	1550 x 1500 61 x 59	µm mils
Minimum Bond Pad Size	106 x 106 4.17 x 4.17	µm mils
Die Thickness	350 (± 20) 13.78 (± 0.79)	µm mils
Top Metal Composition	Al 1%Si 1.1µm	
Back Metal Composition	N/A – Bare Si	




CMOS High Voltage Logic – CD4049B

Rev 1.0

21/11/17


Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)	
		X	Y
1	V _{DD}	0.110	0.505
2	1Y	0.110	0.305
3	1A	0.110	0.110
4	2Y	0.542	0.110
5	2A	0.982	0.110
6	3Y	1.320	0.110
7	3A	1.320	0.280
8	V _{SS}	1.320	0.700
9	4A	1.320	1.090
10	4Y	1.320	1.270
11	5A	0.942	1.270
12	5Y	0.542	1.270
13	6A	0.110	1.270
14	6Y	0.110	1.020

CONNECT CHIP BACK TO V_{DD} OR FLOAT

Logic Diagram



Truth Table

INPUTS	OUTPUT
A	Y
H	L
L	H

H = High level (steady state)
L = Low level (steady state)



CMOS High Voltage Logic – CD4049B

Rev 1.0

21/11/17

AC Electrical Characteristics Continued⁶

PARAMETER	SYMBOL	V _{IN}	V _{DD}	CONDITIONS	LIMITS			UNITS
					25°C	85°C	FULL RANGE ⁵	
Output Transition Time, Any Output (Figure 1)	t _{THL}	5V	5V	C _L = 50pF, R _L = 200kΩ t _r = t _f = 20ns	60	60	120	ns
		10V	10V		40	40	80	
		15V	15V		30	30	60	
Input Capacitance	C _{IN}	-		C _L = 50pF, R _L = 200kΩ t _r = t _f = 20ns	22.5	22.5	22.5	pF

6. Not production tested in die form, characterized by chip design and tested in package.

Switching Waveform




Figure 1 – Input to Output

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.